Digital Design using VerilogHDL: VLSI Modeling, Coding and Verification covers the concepts of digital logic design, including, logic simplification and optimization for digital circuit synthesis and implementation, design and integration of logics (combinational and sequential) in the building of digital circuits and systems, the practical aspects of number systems, the use of VerilogHDL in the logic design, testbench verification, and the synthesis of digital circuits and systems with HDL code examples. Users will find an approach to the design, integration, verification, and synthesizing of a digital logic circuit, complete with coding examples.
Part One: Digital Logic
1. Number Systems and their representation
2. Logic family
3. Combinational Circuits
4. Arithmetic Circuits
5. Sequential Circuits
6. State Machines
7. Memory Design Part Two: VerilogHDL
8. Modeling in VerilogHDL
9. VerilogHDL Coding & Testbench Verification
a. Logic Gates
b. Combinational Logic Circuits
c. Sequential Logic Circuits
d. Logic Integration using VerilogHDL
i. Adders
ii. Multiplexers
iii. Counters
iv. Registers
v. FSM
e. Synthesis of Logic
Height:
Width:
Spine:
Weight:0.00